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Abstract
In this treatise, my research on methods to improve efficiency, reliability, and security
of reconfigurable hardware systems, i.e., FPGAs, through partial dynamic reconfig-
uration is outlined. The efficiency of reconfigurable systems can be improved by
loading optimized data paths on-the-fly on an FPGA fabric. This technique was ap-
plied to the acceleration of SQL queries for large database applications as well as
for image and signal processing applications. The focus was not only on perfor-
mance improvements and resource efficiency, but also the energy efficiency has been
significantly improved. In the area of reliability, countermeasures against radiation-
induced faults and aging effects for long mission times were investigated and applied
to SRAM-FPGA-based satellite systems. Finally, to increase the security of cryp-
tographic FPGA-based implementations against physical attacks, i.e., side-channel
and fault injection analysis as well as reverse engineering, it is proposed to transform
static circuit structures into dynamic ones by applying dynamic partial reconfigura-
tion.
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Introduction
Reconfigurable hardware systems are able to implement a desired circuit structure
according a given configuration. The research field of architectures of such reconfig-
urable hardware systems as well as algorithms and applications involving reconfig-
urable hardware systems is called Reconfigurable Computing.
The mainly used reconfigurable devices are Field Programmable Gate Arrays (FP-
GAs) which belong to the family of PLDs (Programmable Logic Devices). FPGAs
are digital chips that can be programmed for implementing arbitrary digital circuits.
This means that FPGAs have first to be programmed with a so called configuration
(often called a configuration bitstream) to set the desired behavior of the used func-
tional elements of the FPGA. FPGAs have a significant market segment in the micro-
electronics and, particularly in the embedded system area. For example, FPGAs are
commonly used in network equipment, avionics1, automotive, automation, various
kinds of test equipment, medical devices, just to name some application domains.
1.1. Flexibility vs. Efficiency
One reason why FPGAs are so successful as an implementation platform for embed-
ded systems is their combination of flexibility and efficiency. Efficiency is mostly
defined as area efficiency in performance per area, e.g., MOPS (mega operations per
second) per mm2, or as energy efficiency in performance per power, e.g., MOPS per
Watt. Figure 1.1 shows some of the most important required or desirable properties
of embedded systems. If we analyze the different properties, we will find out that
some properties need an efficient implementation platform, e.g., low cost, low en-
ergy consumption, high performance, low mounting space or weight. Whereas other
properties need a flexible platform, either to adapt the implementation or the func-
tionality. The adaption of the implementation is needed in order to react on different
disturbances, e.g., to ensure the real-time capability by using more resources, to en-
sure reliability and fail-save properties by using redundant structures, or to be secure
against attacks by including attack-specific countermeasures during run time. On the
1In an article from EETimes it is stated that ”Microsemi already has over 1000 FPGAs in every
Airbus A380”. (http://www.electronics-eetimes.com/?cmp id=7&news id=222914228)
1
1. Introduction
High reliability 
Low energy consumption 
High performance 
Design, usability 
Low cost 
Low mounting space/weight 
Real-time capability 
Secure against attacks 
Fail-save  
Flexibility Efficiency vs.  
Figure 1.1.: Several important properties of embedded systems which have to be
considered during design and implementation are depicted. The prop-
erties are categorized into properties which need a flexible and proper-
ties which need an efficient implementation platform.
other hand, the fast adaption of functionally is needed in order to react on user re-
quests or external triggers which increases the usability of the system. If we look at
available implementation platforms (see Figure 1.2 from [34]), we can identify very
flexible, but inefficient implementation platforms, like general purpose processors.
On the other hand, very efficient platforms, like physically optimized ASICs, using a
fixed circuit structure and are, therefore, very inflexible. To find a suitable platform
to implement an embedded system that is as well flexible as efficient, one could start
from the most efficient platform and graudally increase the flexibility. The standard
cell approach has an increased flexibility in the design flow. However, the resulting
circuits have still a fixed structure. A design style which allows to reconfigure a given
circuit structure is provided by FPGAs. However, to leverage the full flexibility of
FPGAs, a technique called dynamic partial reconfiguration (DPR) has to be used (see
Chapter 2). The combination of flexibility and efficiency makes FPGAs to a widely
used and very successful platform for embedded systems.
However, not only embedded systems are in focus of this treatise. Also the usage of
FPGAs to implement flexible hardware accelerators for data centers is an important
key aspect. While currently only a tiny share of FPGAs are used for data processing
in data centers, this is likely going to change in the near future as FPGAs not only
provide very high performance, but they are also extremely energy efficient com-
puting devices. This holds in particular when considering big data processing. For
example, Microsoft recently demonstrated a doubling of the ranking throughput of
their Bing search engine by equipping 1,632 servers with FPGA accelerators which
only added an extra 10% in power consumption [39]. In other words, Microsoft was
able to improve the energy efficiency by 77% while providing faster response times
due to introducing FPGAs in their data centers.
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Figure 1.2.: Energy and area efficiency of different implementations of sample ap-
plications. All entries are properly scaled to 130 nm CMOS technol-
ogy. Furthermore, the increasing flexibility is depicted. Taken from
[34].
1.2. Reliability and Security
Their success makes FPGAs also interesting for new safety- and security-critical ap-
plications and application fields. However, in these new operation sites, FPGAs have
to deal with harsh environments, and the implemented systems are forced to guaran-
tee a high reliability and/or security. Especially SRAM-based FPGAs have to deal
with radiation-induced errors like single event effects, for example, in space missions,
avionics, or in an attacker’s laboratory who tries to get sensitive information out of
the FPGA by using fault attacks [4].
Moreover, FPGAs as well as all other integrated circuits suffer from the negative
side effects of the advances in the underlying technology. Due to the ever shrinking
transistor sizes, the digital foundation from which FPGAs are build upon is getting
more and more unreliable. This leads to an increased sensitivity against radiation
effects as well as an accelerated aging of the digital circuits. The great challenge is
to design reliable systems from unreliable components [5]. In the past, the need for
3
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additional functions to improve the reliability of a system through error monitoring
and correction was only given for safety-critical systems. Examples are banking
mainframes, control systems of nuclear plants, and chip cards. In the future, the need
for reliability-preserving and -increasing techniques will also become substantial for
consumer products.
On the other hand, also security becomes more and more important for embedded
systems. With the ongoing integration of embedded systems into networks, secu-
rity attacks on these systems arose. Also, the increased complexity of these systems
increases the probability of errors which can be used to break into a system. A com-
mon objective for attackers is sensitive data, which is stored inside a digital system.
Physical attacks, where digital systems are physically penetrated to gather sensitive
information, such as side-channel analysis (a), fault injection attacks (b) or classical
reverse engineering (c) pose a massive threat to any cryptographic implementation.
Since FPGAs provide a particularly efficient platform for cryptographic hardware im-
plementations, countermeasures against these kinds of attacks have to be investigated
in order to secure FPGA-based cryptographic implementations.
1.3. Contributions
The overall goal of my current research is the creation of adaptive digital systems
with improved efficiency, reliability, and security properties. To reach this goal,
my research has focused in the past years on methods and techniques to improve
efficiency and reliability of FPGA-based systems by utilizing partial dynamic re-
configuration. Moreover, valuable preliminary work has been done in order to also
increase the security of FPGA-based systems which has lead to a successful proposal
for a three years project, funded by the Federal Ministry of Education and Research
(BMBF). In general, my research can be summarized into the following areas (see
Figure 1.3):
(a) Methods for Improving the Efficiency of Reconfigurable Systems:
The flexibility and adaptivity of reconfigurable systems can be enormously en-
hanced by loading different hardware modules on demand at run time. More-
over, by removing or unloading of currently not needed modules, the freed
FPGA resources can be used for new tasks and, therefore, the overall resource
utilization can be improved. Furthermore, the usage of pre-synthesized mod-
ules, stored in a library of partial bitstreams, allows configuring and assem-
bling complex data paths very quickly at run time without the need of time con-
suming logic synthesis and implementation. The improvements in efficiency of
such adaptive systems were evaluated by different commercial example appli-
cations, like FPGA-based acceleration of SQL query processing [C13*, C12,
C7*, C5*, J1*], image and signal processing applications [C22, C8*], as well
4
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Figure 1.3.: The building blocks of my research on adaptive digital systems:
Methods to improve efficiency, reliability, and security by exploiting
the underlying FPGA technology and, in particular, partial dynamic
reconfiguration.
as neural network accelerators [C3]. Moreover, due to the utilization of novel
techniques of FPGA-based approximate computing [C2, C1, C4], the efficiency
could be further improved.
(b) Methods for Improving the Reliability of Reconfigurable Systems:
Harsh environments for the application of FPGAs include satellite missions and
avionics. Here, especially SRAM-based FPGAs have to deal with radiation-
induced errors like single event effects. One countermeasure that uses partial
reconfiguration is known as scrubbing [C10, C9], a periodic or error-triggered
refreshing of the FPGA configuration from a protected configuration storage.
Alternatively or in conjunction, adaptive module redundancy schemes [C6*,
C8*] have been investigated. Furthermore, the possibility to reconfigure an
FPGA at run time allows also interesting countermeasures against aging effects
[C17*, C18].
(c) Improving Security by using Dynamic Hardware Reconfiguration:
Physical attacks such as side-channel analysis, fault injection attacks, or re-
verse engineering pose a massive threat to any cryptographic implementation.
Countermeasures against these attacks are the exploitation of dynamic recon-
figuration. In this area, I have just acquired a BMBF project named Security by
Reconfiguration (SecRec).
The research has been carried out in collaboration with several doctoral researchers,
master and bachelor students from my research group Reconfigurable Computing. In
5
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the above mentioned research areas and projects, I have been the principal investiga-
tor and contributor of concepts.
1.4. Papers of this Treatise
This document is a cumulative habilitation treatise. I have selected out of my 45
peer-reviewed publications, listed in Appendix A.2, the following seven papers as
the key contributions of my research. The full texts of these papers are provided in
Appendix B.
Methods for Improving the Efficiency of Reconfigurable Systems:
FCCM’12
Christopher Dennl, Daniel Ziener, and Ju¨rgen Teich. On-the-fly
Composition of FPGA-Based SQL Query Accelerators Using A
Partially Reconfigurable Module Library
[C13*]
FPL’14
Andreas Becher, Florian Bauer, Daniel Ziener, and Ju¨rgen Te-
ich. Energy-Aware SQL Query Acceleration through FPGA-
Based Dynamic Partial Reconfiguration.
[C7*]
FPT’15
Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, and
Ju¨rgen Teich. A Co-Design Approach for Accelerated SQL Query
Processing via FPGA-based Data Filtering
[C5*]
TRETS’16
Daniel Ziener, Florian Bauer, Andreas Becher, Christopher
Dennl, Klaus Meyer-Wegener, Ute Schu¨rfeld, Ju¨rgen Teich, Jo¨rg-
Stephan Vogt, and Helmut Weber. FPGA-Based Dynamically Re-
configurable SQL Query Processing
[J1*]
Methods for Improving the Reliability of Reconfigurable Systems:
FPT’11
Josef Angermeier, Daniel Ziener, Michael Glaß, and Ju¨rgen Te-
ich. Runtime Stress-aware Replica Placement on Reconfigurable
Devices under Safety Constraints
[C17*]
FCCM’14
Robert Glein, Bernhard Schmidt, Florian Rittner, Ju¨rgen Teich,
and Daniel Ziener. A Self-Adaptive SEU Mitigation System for
FPGAs with an Internal Block RAM Radiation Particle Sensor
[C8*]
AHS’15
Robert Glein, Florian Rittner, Andreas Becher, Daniel Ziener,
Ju¨rgen Frickel, Ju¨rgen Teich, and Albert Heuberger. Reliability
of Space-Grade vs. COTS SRAM-Based FPGA in N-Modular Re-
dundancy
[C6*]
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1.5. Structure of this Treatise
The remainder of this document is structured as follows:
Chapter 2 Designing Adaptive Reconfigurable Systems
In this chapter, a short introduction into the generation of general partial dy-
namic reconfigurable systems is given. This includes a short review of different
tools and design flows.
Chapter 3 Improving the Efficiency of Reconfigurable Systems
Chapter 4 Improving the Reliability of Reconfigurable Systems
In these chapters, a brief overview of the different projects and the correspond-
ing papers is given. In each chapter, the different projects to reach either im-
proved efficiency or reliability of reconfigurable systems are described. Each
project section is logically followed by the respective paper reprints. However,
for sake of easy printing and reading, the reprints are moved to Appendix B.
Chapter 5 Improving Security by using Dynamic Hardware Reconfiguration
In this chapter, my ideas and concepts for improving security of cryptographic
FPGA-based implementations by utilizing partial dynamic reconfiguration is
presented. Even if these ideas are not fully elaborated and no peer reviewed
publications exist, they have led to a successful BMBF project proposal.
Chapter 6 Conclusions & Future Work
The key contributions are summarized, future directions are identified and con-
clusions are provided in this chapter.
Appendix A Bibliography
Appendix B Paper Reprints
In the appendix, the general and personal bibliography and the paper reprints
are provided. The personal bibliography includes also a complete list of own
papers.
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2
Designing Adaptive
Reconfigurable Systems
This chapter presents an overview of different design flows for building FPGA-based
adaptive systems utilizing partial dynamic reconfiguration. First an introduction to
partial dynamic reconfiguration is given, followed by different design flows. More-
over, architectural limitations of current FPGAs are listed which hinder the further
increase of dynamics in such systems.
2.1. Partial Dynamic Reconfiguration of FPGAs
Dynamic reconfiguration of FPGAs means the exchange of the FPGA configuration
during runtime. Partial dynamic reconfiguration means that parts of the configuration
can be exchanged during runtime, whereas the remainder of the configuration stays
active. Dynamic and especially partial reconfiguration needs additional hardware
support of the configuration manager of the FPGA.
The potential to partially reconfigure FPGAs at runtime was introduced first with
the Xilinx XC6200 series [27] around 20 years ago. Since then, Xilinx provides
partial runtime reconfiguration for all high-end FPGA series, like the Virtex series,
and also later for cost-efficient FPGAs, like the Spartan family and its predecessors,
the Artix and Kintex families. Altera introduced the partial reconfiguration feature for
the Stratix-5 devices in 2010 [48]. Today, almost all available SRAM-based FPGAs
support partial dynamic reconfiguration. Although partial dynamic reconfiguration
is widely evaluated, compared to static designs, and used by research groups since
more than 20 years [37, 21], the way into industrial applications was blocked by the
lack of design tools. Despite the fact that Xilinx and Altera now provide commercial
design tools for partial dynamic reconfigurable systems, they are only rarely used in
industrial applications.
There exists no official statistics over the distribution of partial dynamic recon-
figurable systems. However, the largest application area of partial reconfigurable
system seems to be military communication systems, with applications such as soft-
ware defined radio. In the following, some industrial applications utilizing partial
reconfiguration are listed:
9
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According to Mike Hutton from Altera [19], the reason why Altera introduced
partial reconfiguration in 2010 was the need of reconfiguring client protocols of op-
tical transport networks (OTNs) as well as scrubbing as a mitigation against single
event upsets (SEUs) in the configuration memory. Beside these two application areas,
Altera mentions also the OpenCL kernel acceleration and secure applications [48].
Telecommunication network providers multiplex different protocols, like 10 Gb/s
Ethernet or OTN-2, for different connected clients over a faster communication net-
work, i.e., OTN-4 with 100 Gb/s. With the help of partial reconfiguration, the client
protocol stack can be dynamically exchanged while not requiring more expensive
hardware or complete replacement [48].
One problem of implementing PCIe on FPGAs is the requirement of a fast PCIe
device registration on power up. Today, the configuration files of FPGAs are so large,
that it takes too long to configure the whole FPGA at once. One possible solution is
the partial reconfiguration of the PCIe core followed by the PCIe registration on the
host. Afterwards, the rest of the configuration may be loaded.
The conclusion is that partial reconfiguration is physically supported in FPGAs
since many years. However, the usage for industrial designs is still in its infancy and
not yet exploring the great opportunities which might be offered by partial dynamic
reconfiguration.
2.2. Design Flows for Building Partial
Reconfigurable Systems
FPGA support for partial reconfiguration is the precondition for utilizing partial re-
configuration. However, a corresponding design flow in order to build such a system
is also needed. A partial reconfigurable design is usually split into two parts: The a)
static part is always present and only configured at power up of the system. In this
part, usually the interfaces to peripheral devices, memory controllers, and the access
to the configuration interface of the FPGA (e.g., the ICAP for Xilinx FPGAs) is in-
cluded. The configuration of one or several b) partial reconfigurable parts or areas
can be exchanged during runtime. These areas are usually embedded and surrounded
by the static part. In these partial reconfigurable areas, modules and operations are
implemented which can be adapted or exchanged during runtime.
The partial reconfigurable areas can be arranged in different configuration styles
(see Figure 2.1). The simplest configuration style is the island style which is capable
to host one module exclusively per partial reconfigurable area. One drawback is
the fragmentation if partial reconfigurable modules with different logic and routing
utilization are used. The size of the partial reconfigurable area must be large enough
to host all instances of the largest module which might result in a low utilization of
the smaller modules. The negative effect of fragmentation can be reduced if the slot
10
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Figure 2.1.: The different configuration styles for designing partial reconfigurable
systems. On the a) island style, only one module can exclusively be
loaded in one area at the same time. The b) slot and c) grid style can
host multiple modules with different shapes. Taken from [21].
or grid style is used (see b) and c) in Figure 2.1). Here, the partial reconfigurable
area is partitioned into slots or fields. The partial reconfigurable modules can utilize
multiple slots or fields depending on the required amount of resources.
Relocation of partial reconfigurable modules means, that the same partial configu-
ration can be loaded on different locations onto the FPGA which makes also possible
to instantiate one partial reconfigurable module multiple times on the FPGA. A very
flexible hardware system can be designed by combining relocation with the slot or
grid configuration style. However, such a system needs sophisticated communication
structures to establish the transfer of data in and out of the partial reconfigurable area
and between the different reconfigurable modules.
Using routing resources for nets or even placement of instances belonging to the
static part of the design inside partial reconfigurable areas is also possible. The ad-
vantage is the easy integration into the design flow due to relaxed routing constraints.
If static instances are included in the reconfigurable module, relocation is not possi-
ble due to the fact that static instances have to be included on the same location in
the configuration of all reconfigurable modules. More about different configuration
styles and the corresponding communication structures as well as their realization
combined with some applications can be found in [21].
Xilinx and Altera offer design tools for partial reconfigurable systems and sell li-
censes to enable this feature. Xilinx integrated the partial reconfiguration feature in
their design tool PlanAhead [12] and Vivado. Also, Altera supports partial recon-
figuration for the new Stratix V series and integrated a partial design flow in their
tools which is quite similar to the Xilinx approach [6]. However, these approaches
support only an island reconfiguration style with the inclusion of static nets in the
reconfigurable areas which forbids the relocation of partial reconfigurable modules.
11
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To overcome these restrictions, the FPGA research community has introduced
some partial design flows which are able to support the more advanced slot style
and module relocation. A very comfortable flow for building partial reconfigurable
systems is the tool ReCoBus-Builder [22]. This tool provides the easy generation of
communication structures for bus-based and data-flow-oriented communications for
the slot configuration style. The successor of ReCoBus-Builder is the tool GoAhead
[3] which supports also newest Xilinx FPGA generations.
The approaches proposed in this treatise relies on the one hand on the tool GoA-
head [3] for slot style reconfigurable areas for database acceleration as well as video
and signal processing [C13*, C12, C7*, J1*, C22, C8*]. On the other hand, for
the latest high throughput database acceleration [C5*], the island style using the tool
PlanAhead [12] was used due to the relaxed routing constraints which corresponds
in an increased maximum clock frequency. We used also a combination of both tools
in [J1*, C7*].
One important aspect for dynamic hardware systems is the saving of the current
state or context of a partial reconfigurable module before the preemption and the state
restoring during the reactivation of such a module. Due to the fact that in this treatise
only stream-based reconfigurable modules are used, state saving or restoring actions
are not needed which saves valuable reconfiguration time. Due to the decreased mod-
ule switching time, the flexibility of such systems for high performance applications
is increased.
These partial reconfigurable systems and the corresponding design flows allow
implementing very dynamic, complex, and flexible systems. On such a system, dif-
ferent applications could be executed, where each application consists of one or more
partial reconfigurable modules as well as the corresponding software running on an
embedded CPU in the static system. The applications can be exchanged on such a
multi-mode system by external triggers. If the different modes (combination of par-
tial reconfigurable modules and corresponding software) are known at design time,
a design space exploitation could be used to determine the best locations for the
placements of partial reconfigurable modules and the corresponding communication
structures [J2, C20, C21, C15].
Furthermore, high-level languages, like C or C++, could be used to ease the process
for developing and implementing partial reconfigurable modules. The correspond-
ing generating of RTL descriptions is done by using High-Level Synthesis (HLS)
tools [B1, B2, B3]. The combination of HLS tools and partial reconfiguration could
simplify and accelerate the development cycle for new modules in such an adaptive
system.
12
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2.3. Architectural Limitations of Current FPGAs
The current support of partial reconfiguration has also some limitations. The smallest
reconfigurable part of a configuration is one frame which is for current Xilinx device
the height of one clock region (40 CLBs on Xilinx Virtex-6) and for Altera devices the
height of the whole FPGA. The width of a frame is one bit. Furthermore, there is no
random access to the configuration memory. Instead, the access to the configuration
memory is handled over internal or external configuration ports by applying a vendor
specific configuration protocol. Currently, the access to the configuration memory is
limited to a single internal configuration port called internal configuration access port
(ICAP) for Xilinx FPGAs. This limitation might be circumvented by splitting a huge
FPGA into several smaller ones, each with it’s own internal configuration interface.
By doing so, multiple partial regions may be reconfigured at the same time under the
constraint that only one region is reconfigured per FPGA. Furthermore, new FPGA
architectures, like Tabula FPGAs [46], might overcome these limitations and offer a
more efficient usage of partial reconfiguration.
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Improving the Efficiency of
Reconfigurable Systems
The efficiency of reconfigurable systems can be significantly improved by using dy-
namic partial reconfiguration offered by many up-to-date FPGA devices. The flexibil-
ity and adaptivity of reconfigurable systems can be enormously enhanced by loading
different hardware modules on demand at run time. Moreover, by removing or un-
loading of currently not needed modules, the freed FPGA resources can be used for
new tasks and, therefore, the overall resource utilization can be improved. Further-
more, the usage of pre-synthesized modules, stored in a library of partial bitstreams,
allows configuring and assembling complex data paths very quickly at run time with-
out the need of time consuming logic synthesis and implementation. The improve-
ments in efficiency of such adaptive systems were evaluated by different commercial
example applications, like FPGA-based acceleration of SQL query processing [C13*,
C12, C7*, C5*, J1*] as well as image and signal processing applications [C22, C8*].
3.1. FPGA-based Acceleration of SQL Query
Processing
An FPGA-based SQL query processing approach exploiting the capabilities of par-
tial dynamic reconfiguration is presented in this section. After the analysis of an
incoming query, a query-specific hardware processing unit is generated on-the-fly
and loaded on the FPGA for immediate query execution. For each query, a special-
ized hardware accelerator pipeline is composed and configured on the FPGA from
a set of presynthesized hardware modules. These partially reconfigurable hardware
modules are gathered in a library covering all major SQL operations like restrictions,
aggregations, as well as more complex operations such as joins and sorts. Moreover,
this holistic query processing approach in hardware supports different data processing
strategies including as well row- as column-wise data processing, in order to optimize
data communication and processing. Most of the presented work in this section was
done in a three year lasting research project together with and funded from IBM.
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3.1.1. Goals
The primary goal of this project was to increase the energy efficiency and throughput
of processing database queries by using adaptive FPGA-based accelerators. These
goals have been reached by combining the efficiency of hardware-based accelerators
with the flexibility of software-defined solutions. The flexibility has been achieved
by utilizing partial dynamic reconfiguration of FPGAs.
3.1.2. Approach
The query acceleration approach consists of a static hardware part, including com-
munication and configuration interfaces, a library of partially reconfigurable modules
which covers almost all common SQL operators, as well as software running on the
host system to analyze an incoming query, select partially reconfigurable modules
from the library and determine feasible placements for them, as well as controlling
the communication to and configuration of the FPGA. In details, operator modules
from the module library, which reside in the main memory of the host, are selected
and the query data path is composed on-the-fly. After that, the streaming data path,
which typically cascades several modules, is loaded into a partially reconfigurable
area inside the FPGA. Furthermore, the reconfiguration manager keeps track of the
allocation of partially reconfigurable areas as well as active and finished queries.
After the loading of the modules, the database tables are streamed from the main
memory to the FPGA and into the partially reconfigurable area. Hereby, the data is
processed by the loaded operator modules and the corresponding result is streamed
continuously back to the main memory. Each partially reconfigurable area may im-
plement one or a subset of a query accelerator, and each may consist of one or more
partially reconfigurable modules.
Figure 3.1 shows also the partitioning of partially reconfigurable areas into ele-
mentary units called slots forming a grid for the placement of modules. Each module
occupies one or more neighboring slots. Several concatenated modules finally make
a specific query accelerator.
This query processing system has evolved from a first publication of basic con-
cepts [C13*] to a mature and complete design flow for query processing as presented
in [J1*]. Starting with just restrictions [C13*], aggregations [C12], as well as join
and sort [C7*], the hash-join and column-based processing modules, introduced in
[J1*], completed the portfolio of supported operations. Furthermore, investigations
to process table data column-wise by introducing special modules in order to reduce
the amount of incoming data were analyzed. Moreover, a calculus for performance
assessment was presented in [J1*] which gives the possibility to evaluate the pro-
cessing time of a query on different, even non-existent architectures with different
parameters, e.g., throughput of communication interfaces. It also allows to explore
the rich facets of different processing possibilities by combining different modules
16
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Figure 3.1.: An overview of the query acceleration system: Each incoming query is
analyzed by the Reconfiguration Manager and corresponding modules
of the generated query execution plan are loaded subsequently onto
the FPGA. On the right, two partially reconfigurable areas are depicted
which even allow the simultaneous processing of two (partial) queries
in parallel. Taken from [J1*].
and different implementations of the same query operations, e.g., processing a join
operation as a hash or rather a sort-merge-join. With the help of this performance cal-
culus, we are able to chose at run time the best configuration of our SQL processing
system for a given incoming query, database size, and an estimated selectivity of the
query.
The weakness of this architecture is the I/O bottleneck. Therefore, a new architec-
ture was developed which circumvent this bottleneck [C5*]. The new architecture is
based on an intelligent hardware/software co-design and consists of a highly config-
urable FPGA-based filter chain with arithmetic operation support and an alignment
unit. It feeds the filtered data directly and in a cache-optimized way to an embedded
processor which is responsible for joining tables and post processing. High through-
put interfaces and parallelism of FPGAs were thus combined in order to provide re-
duced and cache-aligned data for optimized processor access. As a key component,
a new highly configurable bloom filter cascade was introduced to relieve a processor
of time-consuming hash-value computation and to significantly reduce the data for
hash joins.
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Figure 3.2.: Overview of the new architecture for hardware-accelerated query pro-
cessing (above). First, an incoming query is analyzed and a filter
chain configured by parameter adaptation and, if necessary, by struc-
ture adaptation through partial dynamic reconfiguration. Afterwards,
the data is streamed through the filter chain and in the meanwhile, the
already filtered data is processed by the software implemented hash
join (see timing diagram below). Taken from [C5*].
Figure 3.2 shows an overview of the proposed co-design. The data is fetched from
external memory by either a high-speed memory controller, or from an SSD array
via SATA connections, and is streamed through the FPGA-based filter chain on the
FPGA. The filter chain may contain three types of modules: a restriction module
which covers where clauses of a query, an ALU module which covers arithmetic
expressions in a where clause, a bloom filter module which is responsible for pre-
filtering, and hash value calculation of the data for a subsequent hash-based join.
After the data reduction achieved by these modules, an alignment unit adjusts the fil-
tered data for best possible subsequent processor access, e.g., to be memory-aligned,
cache-line-aligned, and cache-optimized. The aligned remaining data is then pro-
cessed by the processor system (Host), e.g., by utilizing cache coherent processor
interfaces.
3.1.3. Results
By implementing the holistic query processing system presented in [J1*], we are able
to process queries with different kind of operators, namely restrictions, aggregations,
reorder, join, and sorting. Moreover, for many operations, we implemented different
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algorithms to provide processing alternatives, like processing the join as hash join or
as merge join. The best implementation alternative, depending on the query and data
to process, could be chosen at run time which increases the flexibility enormously.
The comparison of the measured and analyzed throughput with x86-based servers
showed that the achieved throughput of our system is only comparable with processor-
based variants. The main weakness of our system lies on the limited I/O interface, in
our case the PCIe or the AXI interface. However, the throughput of the internal par-
tial reconfigurable operator pipeline is quite high. On the other hand, we need only
5% of the energy compared to an x86-based software solution [C7*]. Moreover, the
overhead of the partial reconfiguration process was analyzed and the impact is rather
low, if no exhaustive data slice scheduling is used [J1*].
To increase the throughput, we developed the new architecture which uses the
FPGA part only for streaming-based operators and the more control-flow-like hash
join is processed in software by an embedded processor on an SoC device (see Section
3.1.2). With this novel architecture, we outperform a x86-based system by the factor
of 10 and reached a 30 times better energy efficiency [C5*].
3.1.4. Key Papers
In the following, I briefly classify the role of the four related key papers for the
topic: FPGA-based Acceleration of SQL Query Processing, which are part of this
cumulative habilitation treatise. Reprints of these papers are available in Appendix B.
FCCM’12
Christopher Dennl, Daniel Ziener, and Ju¨rgen Teich. On-the-fly Com-
position of FPGA-Based SQL Query Accelerators Using A Partially Re-
configurable Module Library [C13*]
This paper is the first of our papers of hardware-based SQL query
acceleration. In this paper, we introduced the technique of our
partial reconfigurable areas and the mapping from a given query
plan into a data path which can be loaded into these partial recon-
figurable areas. We introduced modules which are able to process
the SQL operators for arithmetic and restrictions. Moreover, we
showed that for arithmetic intensive queries, we are faster than
software solutions.
My personal contribution to this work was beside developing the
ideas and concept, the (co-)supervision of the corresponding Mas-
ter’s Thesis, as well as writing around 40% of the publication.
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FPL’14
Andreas Becher, Florian Bauer, Daniel Ziener, and Ju¨rgen Teich. Energy-
Aware SQL Query Acceleration through FPGA-Based Dynamic Partial Re-
configuration. [C7*]
This paper is the third paper for our hardware-based SQL query ac-
celerator. The focus of this paper lies on the energy efficiency of our
FPGA-based accelerator. In this paper, we ported our acceleration sys-
tem on the Xilinx Zynq device with an embedded ARM processor. We
further introduced in this paper the more complex operations join and
sort. Furthermore, a reordering module was introduced which is able
to reorder, insert, or remove attributes within a tuple. Next, a mathe-
matical throughput analysis was presented for performance analysis of
a query plan based on the provided query module library.
My personal contribution to this work was beside developing the basic
concept, the (co-)supervision of the two corresponding Master’s The-
ses, the verification of the results, as well as writing around 60% of the
publication.
FPT’15
Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, and Ju¨rgen Teich. A
Co-Design Approach for Accelerated SQL Query Processing via FPGA-based
Data Filtering [C5*]
In this paper, we presented the new architecture based on an intelligent
hardware/software co-design in order to speed up the data processing
compared to our first approach. The FPGA-based hardware is able to
filter and preprocess data at full memory throughput. The amount of re-
sulting data is extremely reduced by the hardware filters. Therefore, it
can be easily further processed by an embedded processor without intro-
ducing a bottleneck. The processor is responsible for control-intensive
part, like join processing. Our embedded implementation is up to ten
times faster than an implementation on a full-featured x86 processor.
My personal contribution to this work was beside developing the ba-
sic concept, the (co-)supervision of the PhD student, as well as writing
extensive parts of the publication.
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TRETS’16
Daniel Ziener, Florian Bauer, Andreas Becher, Christopher Dennl, Klaus
Meyer-Wegener, Ute Schu¨rfeld, Ju¨rgen Teich, Jo¨rg-Stephan Vogt, and Hel-
mut Weber. FPGA-Based Dynamically Reconfigurable SQL Query Processing
[J1*]
This journal paper gives a good overview about our work for energy-
efficient accelerators for SQL query processing. This paper summa-
rizes the achievements of a three year project funded by IBM. There-
fore, also our partners from IBM are on the authors list. In this paper,
we presented our acceleration system and the investigated SQL opera-
tors and their corresponding implementations. The new contributions
above the former papers are the hash join, the complete calculus for the
performance estimation and the overhead introduced by the partial re-
configuration. Note that the system described in paper above [C5*] is
finalized after the end of the project and, therefore, not included in this
publication.
My personal contribution to this work was the structure and content
of the publication, the arrangement and revision of different text para-
graphs as well as the writing of extensive parts of the publication.
3.1.5. Team & Supervised Theses
Publications [C13*] and [C12] was conducted with Christopher Dennl, a former PhD
student in my group. Publications [C7*] and [C5*] was conducted with Andreas
Becher, also a PhD student in my group. In this research area, I (co-)supervised the
following theses:
• Christopher Dennl, Diplomarbeit, Aufbau einer SQL-Operator-Bibliothek beste-
hend aus partiell rekonfigurierbaren Modulen (engl. Development of an SQL
Operator Library Consisting of Partially Reconfigurable Modules), Hardware/-
Software Co-Design, FAU Erlangen-Nu¨rnberg, November 2011
• Anna Schu¨pferling, Studienarbeit, Automatische Makroerzeugung fu¨r die dy-
namisch partielle Rekonfiguration von FPGAs (engl. Automatic Macro Gener-
ation for FPGA-based Dynamic Partial Reconfiguration), Hardware/Software
Co-Design, FAU Erlangen-Nu¨rnberg, June 2012
• Christian Knell, Bachelorarbeit, Modellrechungen fu¨r die Ausfu¨hrung von Bus-
iness-Analytic-Anfragen mit Hilfe eines dynamisch rekonfigurierbaren FPGAs
(engl. Performance Estimation for Processing of Business Analytic Queries
on Dynamic Reconfigurable FPGAs), Data Management, FAU Erlangen-Nu¨rn-
berg, April 2013
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• Florian Bauer, Projektarbeit, Entwurf eines dynamisch partiell rekonfigurier-
baren Datenbankbeschleunigers (engl. Design of a Dynamically Partially Re-
configurable Database Accelerator), Hardware/Software Co-Design, FAU Er-
langen-Nu¨rnberg, March 2014
• Florian Bauer, Masterarbeit, Concepts and Implementation of an FPGA-based
SQL Accelerator for Processing Column Store Tables, Hardware/Software Co-
Design, FAU Erlangen-Nu¨rnberg, June 2014
• Micha Schießl, Bachelorarbeit, Rekonfigurationsmanager fu¨r partiell rekonfig-
urierbare Datenbankbeschleuniger (engl. Reconfiguration Manager for Partial
Reconfigurable Database Accelerator), Hardware/Software Co-Design, FAU
Erlangen-Nu¨rnberg, July 2014
• Andreas Becher, Projektarbeit, Beschleunigung von SQL-Joins auf FPGAs (engl.
Acceleration of SQL Joins on FPGAs), Hardware/Software Co-Design, FAU
Erlangen-Nu¨rnberg, September 2014
• Andreas Becher, Masterarbeit, FPGA-based Implementation of Energy Effi-
cient Hash Join Operations for SQL Queries, Hardware/Software Co-Design,
FAU Erlangen-Nu¨rnberg, September 2014
• Tobias Alscher, Bachelorarbeit, Effiziente Datenstrukturen zur Ermo¨glichung
von Abfragen fu¨r einen Hardware-basierten Key-Value-Store (engl. Efficient
Data Structures for Queries on a Hardware-based Key-Value Store), Institute
of Embedded Systems, TU Hamburg, October 2016
3.2. Image and Signal Processing Applications
Beside the FPGA-based acceleration of SQL query processing, we investigated also
the improvement of efficiency for image and signal processing applications. These
activities are summarized in this section.
3.2.1. Approaches
In this section, image [C22, C14] and signal processing approaches [C8*, C6*, C14]
are presented which goal is to improve the efficiency for reconfigurable systems.
This includes also techniques as approximate computing [C2, C1, C4] and efficient
processing of neural networks in reconfiguration hardware [C3].
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Image Processing
An FPGA-based smart camera system with support for dynamic run-time reconfig-
uration was presented in [C22] and [C14]. The underlying architecture consists of
a static SoC which can be extended by dynamic modules. These modules are re-
sponsible for the stream-based image processing and can be loaded and unloaded
at run-time. Modules for detecting skin colors and image filtering are implemented
as well as a frame buffer, particle filter, motion detection, and pixel marker mod-
ule. Furthermore, even the position of these modules in the processing chain can be
exchanged. Later, the module repository is extended by sobel filtering modules, a
background classification module, and an alarm region module.
Signal Processing
An FPGA-based, dynamically reconfigurable Software Defined Radio (SDR) plat-
form was proposed in [C14] to enable fast multi-mode and multi-standard switching
in legacy and future wireless transmission networks. The SDR signal processing
chain, consisting of different partial modules from a hardware library, can be easily
adapted at run-time in order to exchange communication standards or parameters by
using partial reconfiguration with dedicated communication structures. The library
consists of general purpose SDR and application-specific modules. The introduced
general purpose modules support beside structural reconfiguration also fast behav-
ioral adaptation by changing parameters over a bus interface. Using this module
library, a huge variety of DSP systems can be realized very fast without the need
of module re-design and re-synthesis. This allows the ideal exertion as a rapid-
prototyping platform for DSP applications. Furthermore, by using parameter adapta-
tion of the partial modules, the adaption time can be further lowered which allows the
deployment in adaptive communication systems with support of multiple communi-
cation standards, e.g., baseband transmitters.
In order to mitigate Single Event Upsets in the FPGA configuration and fabric
and to have a very flexible communication system, a self-adaptive FPGA-based, par-
tially reconfigurable system for space missions was presented in [C8*] and [C6*].
Dynamic reconfiguration is used here for an on-demand replication of modules in
dependence of current and changing radiation levels and to update communication
protocols over the envisaged life time of the satellite mission. The main focus of
these approaches lies on reliability improvements. Therefore, more about this appli-
cation can be found in Chapter 4.
Approximate Computing
As a first step towards efficiency increasing by approximate computing, approximate
adder structures for FPGA-based implementations were proposed in [C4], [C1], and
[C2]. These adder structures take advantage of the available FPGA resources and can
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significantly increase the efficiency, if the application can tolerate some deviations in
the results. Compared with a full featured accurate adder, the longest path is signif-
icantly shortened which enables the clocking with an increased clock frequency. By
using the proposed adder structures, the throughput of an FPGA-based implementa-
tion can be significantly increased. On the other hand, the resulting average error can
be reduced compared to similar approaches for ASIC implementations.
Deep Neural Network Acceleration
Deep neural networks are an extremely successful and widely used technique for var-
ious pattern recognition and machine learning tasks. Due to power and resource con-
straints, these computationally intensive networks are difficult to implement in em-
bedded systems. Yet, the number of applications that can benefit from the mentioned
possibilities is rapidly rising. A novel architecture for processing previously learned
and arbitrary deep neural networks on FPGA-based SoCs was proposed in [C3] that
is able to overcome these limitations. A key contribution of our approach, which we
refer to as batch processing, achieved a mitigation of required weight matrix transfers
from external memory by reusing weights across multiple input samples. This tech-
nique combined with a sophisticated pipelining and the usage of high performance
interfaces accelerates the data processing compared to existing approaches on the
same FPGA device by one order of magnitude. Furthermore, we achieved a compa-
rable data throughput as a fully featured x86-based system at only a fraction of its
energy consumption.
3.2.2. Team & Supervised Theses
Publications [C8*] and [C14] was conducted with Bernhard Schmidt, a former PhD
student in my group. The publication [C6*] was conducted with Andreas Becher, also
a PhD student in my group and Robert Glein and Florian Rittner from the Chair of
Information Technology (Communication Electronics) of the Friedrich-Alexander-
Universita¨t Erlangen-Nu¨rnberg (FAU). Publications [C4], [C1], and [C2] was con-
ducted with Andreas Becher and Jorge Echavarria, two PhD students in my group.
Whereas, the publication [C3] was conducted with Thorbjo¨rn Posewsky, a PhD stu-
dent in my group in Hamburg. In this research area, I (co-)supervised the following
theses:
• Volker Breuer, Diplomarbeit, Entwicklung eines FPGA-basierten, dynamisch
rekonfigurierbaren Funksystems (engl. Development of an FPGA-based Dy-
namic Reconfigurable Software Defined Radio System), Hardware/Software
Co-Design, FAU Erlangen-Nu¨rnberg, February 2012
• Christian Reinbrecht, Bachelorarbeit, Entwurf und Umsetzung von Algorith-
men zur Detektion von sich bewegenden Objekten in FPGA-basierten Video-
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u¨berwachungssystemen (engl. Design and Implementation of Algorithms for
Detecting Moving Objects in FPGA-based Video Monitoring Systems), Hard-
ware/Software Co-Design, FAU Erlangen-Nu¨rnberg, May 2012
• Thomas Bartsch, Studienarbeit, Entwurf einer FPGA-basierten Datenkonsoli-
dierungseinheit fu¨r die Avionik (engl. Design of an FPGA-based Data Con-
solidation Unit for Avonic Applications), Hardware/Software Co-Design, FAU
Erlangen-Nu¨rnberg, June 2012
• Markus Blocherer, Diplomarbeit, Entwicklung einer FPGA-basierten Konsoli-
dierungseinheit fu¨r Fließkomma- und Ganzzahlendaten im Einsatzbereich der
zivilen Luftfahrt (engl. Development of an FPGA-based Data Consolidation
Unit for Floating Point and Integer Data for Civil Air Planes), Hardware/Soft-
ware Co-Design, FAU Erlangen-Nu¨rnberg, January 2013
• Jutta Pirkl, Projektarbeit, Entwicklung einer Evaluationsplattform fu¨r FPGA-
basierte Bilderverarbeitungsmodule (engl. Development of an Evaluation Plat-
form for FPGA-based Image Processing Modules), Hardware/Software Co-
Design, FAU Erlangen-Nu¨rnberg, November 2015
• Anton Heinze, Bachelorarbeit, Entwurf von partiell dynamisch rekonfigurier-
baren Modulen mittels Architektursynthese (engl. Using High-Level Synthesis
for Designing Partial Dynamic Reconfigurable Modules), Institute of Embed-
ded Systems, TU Hamburg, October 2016
• Tobias Wessel, Masterarbeit, Optimizing Data Transfers for Deep Neural Net-
work Implementations on SoC-FPGAs, Institute of Embedded Systems, TU
Hamburg, December 2016
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Improving the Reliability of
Reconfigurable Systems
The success makes FPGAs also interesting for new safety-critical applications and
application fields, like in space missions or avionics. However, in these new opera-
tion sites, FPGAs have to deal with harsh environments, and the implemented sys-
tems are forced to guarantee a high reliability. Especially SRAM-based FPGAs have
to deal with radiation-induced errors like single event effects. Measures using the par-
tial reconfiguration feature like scrubbing [C10, C9], a periodical or error triggered
loading of the not falsified FPGA configuration, and the usage of adaptive module
redundancy schemes [C6*, C8*] have been investigated. Furthermore, the possibility
to reconfigure an FPGA at run time allows also interesting countermeasures for aging
effects [C17*, C18].
4.1. SEU Mitigation Techniques for FPGA-based
Satellite Systems
The improvement in reliability by using partial dynamic reconfiguration and scrub-
bing for SRAM-FPGA-based satellite systems has been investigated. A self-adaptive
system was proposed which monitors the current SEU rate and exploits the partial
reconfiguration of FPGAs to implement redundancy on demand [C6*, C8*]. The
reliability can be further improved by using configuration scrubbing. Here, sev-
eral enhancements were proposed which lower the scrubbing effort and increase the
Mean-Time-To-Repair (MTTR) [C10, C9].
4.1.1. Goals
The main goals of these projects were the increasing of reliability of FPGA-based
satellite systems in terms of Mean-Time-To-Failure (MTTF) or probability of fail-
ures per hour (PFH), and the Mean-Time-To-Repair (MTTR). Since the intensity of
cosmic rays is not constant but may vary over several magnitudes depending on the
solar activity, this worst-case radiation protection is far too expensive, if redundant
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FPGA resources are allocated over the whole mission time. As a remedy for such
inefficiency, a self-adaptive system was proposed which monitors the current SEU
rate and exploits the partial reconfiguration of FPGAs to implement redundancy on
demand.
4.1.2. Approaches
A self-adaptive FPGA-based, partially reconfigurable system for space missions was
proposed in [C8*] in order to mitigate Single Event Upsets in the FPGA configura-
tion and fabric. Dynamic reconfiguration is used here for an on-demand replication
of modules in dependence of current and changing radiation levels. More precisely,
the idea is to trigger a redundancy scheme such as Dual Modular Redundancy or
Triple Modular Redundancy in response to a continuously monitored Single Event
Upset rate measured inside the on-chip memories itself, e.g., any subset (even used)
internal Block RAMs. Depending on the current radiation level, the minimal num-
ber of replicas is determined at run-time under the constraint that a required Safety
Integrity Level (SIL) for a module is ensured and configured accordingly.
As depicted in Fig. 4.1, our FPGA-based system consists of two subsystems: a)
a BRAM Sensor Subsystem which utilizes embedded BRAMs to estimate the current
SEU rate of the configuration memory, and b) an Adaptive Subsystem with a partially
reconfigurable area which hosts the modules of the implemented application whereat
the introduced redundancy level is controlled according to the current Estimated Con-
figuration Memory SEU Rate.
The BRAM Sensor Subsystem, as show in Fig. 4.1, consists of a) at least one
BRAM Fault Detector (BFD) and b) a Fault Management Unit (FMU). The BFD
consists of a BRAM Scrubber which continuously reads out and checks the content
of one embedded BRAM block. Moreover, the BRAM Scrubber contains an address
counter to cyclically check each data word at the output port of the BRAM. Via
the ECC parity bits, the BRAM Scrubber is able to immediately correct single bit
errors and detect double bit errors whereat each detected single and double bit error
are accumulated separately in counters of the Fault Memory. The counter values
of each Fault Memory are accessed by the FMU through a proprietary bus system
to calculate the current SEU rate µBRAM of the embedded BRAM. On the basis of
µBRAM, the FMU estimates the SEU rate µCFG of the configuration memory and
determines the level of redundancy as a function of µCFG and a target PFH value
which might be specified by a required SIL. In general, the PFH value also depends
on the size of the implemented design which is commonly measured by the number
of used configuration bits.
The required level of redundancy is then signaled to the input port of the Reconfig-
uration Control Unit (RCU) which belongs to the Adaptive Subsystem and controls
the number of replicas via Internal Configuration Access Port (ICAP) by loading
partial bitstreams of module replicas from an external memory into the configuration
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Figure 4.1.: An FPGA-based self-adaptive autonomous SEU mitigation system
consisting of a BRAM Sensor Subsystem (top) and an Adaptive Sub-
system (bottom). Taken from [C8*].
memory. In Fig. 4.1, an example Adaptive Subsystem configuration is shown consist-
ing of three data channels with Channel 1 having the highest priority. Channel 2 and
3 can be switched off, if the resources are needed to replicate modules of Channel 1.
In the shown scenario, no replicas and, therefore, no voters are assumed in case of a
low SEU rate µCFG. The data of all three data channels are processed in parallel to
reach the maximum achievable throughput and area utilization of the system.
Furthermore, the suitability of different SRAM-based FPGAs for harsh radiation
environments (e.g., space) was evaluated in [C6*]. In particular, we compared the
space-grade and radiation-hardened by design Virtex-5QV (XQR5VFX130) with the
commercial off-the-shelf Kintex-7 (KC7K325T) from Xilinx. The advantages of the
latter device are: 2.5 times the resources of the space-grade FPGA, faster switching
times, less power consumption, and the support of modern design tools. We focused
on resource consumption as well as reliability in dependence of single event upset
rates for a geostationary earth orbit satellite application, the Heinrich Hertz satellite
mission. For this mission, we compared different modular redundancy schemes with
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different voter structures for the qualification of a digital communication receiver. A
major drawback of the Kintex-7 are current-step single event latch-ups, which are a
risk for space missions. If the use of an external voter is not possible, we suggest
triple modular redundancy with one single voter at the end, whereby the Virtex-5QV
in this configuration is about as reliable as the Kintex-7 in an N-modular redundancy
configuration with an external high-reliable voter.
The reliability of such a system can be further increased by using configuration
scrubbing [17, 38, 43]. However, existing scrubbing techniques for SEU mitigation
on FPGAs do not guarantee an error-free operation after SEU recovering if the af-
fected configuration bits do belong to feedback loops of the implemented circuits. A
netlist-based circuit analysis technique was proposed in [C10, C9] to distinguish so-
called critical configuration bits from essential bits in order to identify configuration
bits which will need also state-restoring actions after a recovered SEU. Furthermore,
a floorplanning approach for reducing the effective number of scrubbed frames was
also proposed (see Figure 4.2).
I/O FF LUT FF
LUT
I/O FF LUT FF
FF I/O
Floorplan
Floorplanning
Partitioning
Figure 4.2.: Illustration of our two step approach. In the partitioning step, the prim-
itive cells of the netlist, e.g., LUTs and flip-flops, and nets are cate-
gorized into essential (black) and critical (red) cells, nets respectively
in order to identify and distinguish the associated essential and critical
bits. In the floorplanning step, the primitive cells are placed and routed
such to minimize the number of occupied configuration frames by us-
ing of special placement and routing constraints. Taken from [C10].
We achieved the first goal by netlist analysis with subsequent partitioning of prim-
itive cells and nets into critical and non-critical cells and nets. With the help of
the Xilinx tool bitgen, we are able to determine the corresponding critical bits in
a given bitfile. The great advantage of our method over previous fault-injection
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approaches like [26], is the automatic determination of critical bits without requir-
ing any time-consuming bit-wise fault injection and complex verification techniques.
Verifying and correcting bits can only be done frame-wise by reading or writing
whole frames. Therefore, the second goal, the reduction of the number of occupied
frames, is achieved by manipulated floorplanning in such a way that a high frame
utilization is achieved. As an important side effect, this also may lead to a reduction
of the MTTR of a given system due to shorter scrubbing cycles.
4.1.3. Results
For signal processing applications it was shown that this autonomous adaption to the
different solar conditions realizes a resource efficient mitigation. In our case study,
we showed that it is possible to triplicate the data throughput at the Solar Maximum
condition (no flares) compared to a Triple Modular Redundancy implementation of a
single module. We also showed the decreasing Probability of Failures Per Hour by
2×104 at flare-enhanced conditions compared with a non-redundant system.
The experimental results for our netlist classification and floorplanning approach
gave evidence that our optimization methodology not only allows to detect errors ear-
lier but also to minimize the Mean-Time-To-Repair (MTTR) of a circuit considerably.
In particular, we showed that by using our approach, the MTTR for datapath-intensive
circuits can be reduced by up to 48.5 % in comparison to standard approaches.
4.1.4. Key Papers
In the following, I briefly classify the role of the two related key papers for the topic:
SEU Mitigation Techniques for FPGA-based Satellite Systems, which are part of this
cumulative habilitation treatise. Reprints of these papers are available in Appendix B.
FCCM’14
Robert Glein, Bernhard Schmidt, Florian Rittner, Ju¨rgen Teich, and
Daniel Ziener. A Self-Adaptive SEU Mitigation System for FPGAs with
an Internal Block RAM Radiation Particle Sensor [C8*]
This paper describes our self-adaptive FPGA-based signal pro-
cessing system for satellite applications. The current radiation
is measured on-chip by utilizing BRAMs, and dependent of the
measured radiation, the redundancy grade is adapted by using par-
tial reconfiguration. This was a joint work of a Fraunhofer group
which is involved into the German Heinrich Hertz Satellite project
and my group on the university.
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My personal contribution to this work was the substantially par-
ticipation on the concept development, the calculation of the reli-
ability of redundant module in conjunction with scrubbing tech-
niques, the writing of extensive parts of the publication, as well
as the (co-)supervision of the PhD student.
AHS’15
Robert Glein, Florian Rittner, Andreas Becher, Daniel Ziener, Ju¨rgen
Frickel, Ju¨rgen Teich, and Albert Heuberger. Reliability of Space-Grade
vs. COTS SRAM-Based FPGA in N-Modular Redundancy [C6*]
In this paper, we compared the space-grade and radiation-
hardened by design Virtex-5QV (XQR5VFX130) with the com-
mercial off-the-shelf FPGA Kintex-7 (KC7K325T) from Xilinx.
Advantages and drawbacks of both families were discussed. We
analyzed and calculated the radiation effect upset rates for the
German Heinrich Hertz Satellite GEO satellite mission. N-
modular redundancy schemes with different voter and segmen-
tation were applied to a communication receiver FPGA design.
This is the second paper from our cooperation with the Fraun-
hofer group and received the Best Application Paper Award on
the AHS’15.
My personal contribution to this work was the substantially par-
ticipation on the concept development, the calculation of the reli-
ability values, the writing of extensive parts of the publication, as
well as the (co-)supervision of the PhD student.
4.1.5. Team & Supervised Theses
The publication [C8*] was conducted with Bernhard Schmidt, a former PhD student
in my group and the Fraunhofer group involved in the Heinrich Hertz Satellite project
consisting of Robert Glein and Florian Rittner. The publication [C6*] was conducted
with Andreas Becher, also a PhD student in my group and the same Fraunhofer group.
In this research area, I (co-)supervised the following theses:
• Christian Zo¨llner, Masterarbeit, Entwicklung und Umsetzung eines Scrubbing-
Kontrollers zur Korrektur von Single-Event-Upsets im Konfigurationsspeicher
SRAM-basierter FPGAs (engl. Development and Implementation of a Scrub-
bing Controller for the Correction of Single Event Upsets in Configuration
memories of SRAM-based FPGAs), Hardware/Software Co-Design, FAU Er-
langen-Nu¨rnberg, December 2013
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• Michael Moese, Studienarbeit, Konzepte und Modelle zur Synchronisation von
DMR ausgelegter Prozessoren (engl. Concepts and Models for Synchronizing
DMR Configured Processors), Hardware/Software Co-Design, FAU Erlangen-
Nu¨rnberg, March 2014
• Alexander Butiu, Masterarbeit, Entwicklung und Umsetzung eines FPGA-ba-
sierten Videoverarbeitungssystems mit adaptiver Redundanzsteuerung zur De-
tektion und Maskierung von strahlungsinduzierten Fehlern (engl. Development
and Implementation of an FPGA-based Image Processing System with Adap-
tive Redundancy Control for Detection and Masking of Radiation-induced Faults),
Hardware/Software Co-Design, FAU Erlangen-Nu¨rnberg, August 2014
• Alexander Rosenberger, Masterarbeit, Self-Adaptive SEU Mitigation for FP-
GAs using Partial Dynamic Reconfiguration, Hardware/Software Co-Design,
FAU Erlangen-Nu¨rnberg, September 2015
4.2. Wear-leveling for FPGA-based Systems to
Mitigate Aging Effects
In order to increase the lifetime of a reconfigurable device, we proposed in [C18]
a placement strategy to distribute the stress equally on the reconfigurable resources
at run time such that all have a similar level of degradation. Thereby, we presented
a new aging model which is applied to estimate the influence of aging effects on
dynamically reconfigurable devices, and which can be evaluated at run time, while
providing quite accurate aging results.
4.2.1. Goals
The primary goal of this project was to increase the lifetime of reconfigurable devices
by using a wear-leveling strategy for the dynamic placement of partial reconfigurable
modules. The second goal was the combination of this wear-leveling strategy with a
triple modular redundancy (TMR) approach [C17*] in order to increase the lifetime
and the MTTF for radiation induces faults (see also Section 4.1).
4.2.2. Approach
The decreased reliability of each individual transistor with every future generation of
semiconductor technology accelerates degeneration effects of these transistors. Dis-
covered degeneration effects in today’s CMOS technologies are the hot-carrier in-
jection effect (HCI) [15], electromigration [10], the time-dependent dielectric break-
down (TDDB) [42], and the negative-bias temperature instability (NBTI). All these
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permanent effects lead to increased transistor switching delays which further may
lead to timing errors. A timing error occurs when the delay of a combinatorial path
is increased so much due to the degeneration of corresponding path transistors that
the clock period is exceeded. According to [45] and [44], the dominant degeneration
effect in today’s CMOS technologies is NBTI. Therefore, we focused on the NTBI
effect in our work [C18] and [C17*]. The NBTI effect depends mainly from the local
temperature and gate voltage. The local temperature inside the FPGA depends on the
local power consumption, the thermal resistance of the FPGA (e.g., package material,
heat sink), and the environment temperature.
The goal of our approach in [C18] was to determine the degradation of a recon-
figurable device at run time. For this purpose, the additional delay of the individual
reconfigurable resource due to aging should be estimated as accurate as possible un-
der these circumstances. Due to the fact that temperature is the main accelerator
for degeneration effects, the temperature profile of each active module is utilized to
predict the degradation of each part of the reconfigurable area. Furthermore, this
work proposed a stress-aware placing algorithm that predicts the degeneration based
on an NBTI fault model, and aims at equally distributing modules to minimize the
degradation.
The extension in [C17*] introduced a two-step online approach for dynamically
reconfigurable platforms that is capable of meeting safety requirements of modules
by dynamically allocating replicas. However, the allocation of replicas may sac-
rifice the lifetime of the FPGA itself since it accelerates aging by increasing stress.
The presented extended stress-aware placing algorithm then equally distributes active
modules to minimize the degradation effects while respecting placement constraints
that arise from the need for majority voting between the different replicas of a module
(see Figure 4.3).
4.2.3. Results
A case study demonstrated that the proposed online placing algorithm can reduce the
maximal degradation values by up to about 25%, thus extending the overall lifetime
of the reconfigurable devices by distributing the overall stress while, at the same time,
hardening the system against radiation effects by instantiating replicas according to
the required safety levels.
4.2.4. Key Paper
I briefly describe the related key paper for this topic, which is part of this cumulative
habilitation treatise. Reprint of this paper is available in Appendix B.
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Figure 4.3.: A schematic overview of the proposed approach: (I) Depending on the
run time and number of sensitive configuration bits of a module, the
number of replicas required to fulfill the respective safety level is de-
termined. (II) The replicas are placed according to a degeneration map
F of the reconfigurable area on the FPGA to minimize the maximum
stress on the FPGA. Taken from [C17*].
FPT’11
Josef Angermeier, Daniel Ziener, Michael Glaß, and Ju¨rgen Teich. Run-
time Stress-aware Replica Placement on Reconfigurable Devices under
Safety Constraints [C17*]
This paper describes the modeling of aging effects for FPGA-
based systems and the combination with an adaptive approach
for replica placement against single event effects for space mis-
sions. The approach first allocates replicas of modules to cope
with soft-errors and fulfill the required safety-level of each mod-
ule. Afterwards, it places the modules onto the FPGA in such a
way that stress is minimized and, hence, degeneration of the de-
vice is reduced. The number of required replica is determined
at run time by applying a lifetime analysis of the reliability of a
module depending on its sensitive configuration bits and the ex-
pected run time of the module.
Furthermore, the degradation due to aging effects of each part
of the reconfigurable area is estimated at run time by analyzing
resource use and temperature distribution. Based on this informa-
tion, the presented algorithm places active modules such that the
degradation, i. e. increase in gate delay, is equally distributed on
the whole reconfigurable device.
My personal contribution to this work was beside developing the
basic concept, the calculation of the reliability values, the (co-)
supervision of the PhD student, as well as writing around 40% of
the publication.
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4.2.5. Team
Publications [C18] and [C17*] was conducted with Josef Angermeier, a former PhD
student in my group.
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Improving Security by using
Dynamic Hardware
Reconfiguration
In this chapter, the ideas to improve the security of implementations of cryptographic
algorithms on reconfigurable systems by using dynamic partial reconfiguration are
presented. These ideas lead to a successful project proposal. The project Security by
Reconfiguration (SecRec) funded by the Federal Ministry of Education and Research
(BMBF) has started in January 2017. Project partners are the DFKI in Bremen,
the Robert Bosch GmbH, FZI Forschungszentrum Informatik as well as the Mixed
Mode GmbH. My subproject with two new doctoral positions for three years has the
title Security by Reconfiguration – Measures against Reverse Engineering and Fault
Injection Attacks.
5.1. Security by Reconfiguration (SecRec)
Physical attacks such as side-channel analysis (a), fault injection attacks (b) or clas-
sical reverse-engineering (c) pose a massive threat to any cryptographic implemen-
tation. It is essential for any cryptographic hardware implementation that might be
exposed to such physical attacks to include efficient countermeasures.
FPGAs represent an efficient platform for cryptographic hardware implementa-
tions. However, in order to be hardened against any physical attacks, each security-
critical circuit implemented on an FPGA must be protected against the above men-
tioned threats. In SecRec, three renowned research institutes and universities, one
medium-size company with excellent credentials and one worldwide leading tech-
nology corporation are working together in order to jointly develop innovative ap-
proaches for hardware security implementations. In details, the SecRec project aims
to develop techniques that are able to utilize the dynamic reconfiguration capabili-
ties of FPGAs for effective protection mechanisms against the above mentioned class
of attacks. The overall project will solve the fundamental problem of cryptographic
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hardware implementations, namely that these implementations exist only as static
circuits and can therefore easily be analyzed.
5.1.1. Goals
The primary goal of this project is to investigate to what extent the dynamic reconfig-
uration can be used as countermeasure against side-channel analysis, fault injection
attacks, or classical reverse-engineering. In particular, this will address the problem
that cryptographic hardware implementations are generally built by static circuits
which even are shared by many instances and devices. Hence, an attacker can easily
analyze one device to identify the internals and to acquire the knowledge to finally
successfully mount an attack against the complete cryptographic system. In particu-
larly, the subproject Security by Reconfiguration – Measures against Reverse Engi-
neering and Fault Injection Attacks focuses on reconfiguration techniques in order to
prevent fault inject attacks and reverse engineering.
5.1.2. Problem Statement
FPGAs are very suitable to host implementations of cryptographic algorithms, like
AES [13] or RSA [41]. One reason is the efficient implementation of such streamed-
based algorithms on FPGAs (see Chapter 3). On the other hand, the possibility to
reconfigure and update the implementation in the application field after the detec-
tion of security flaws is very valuable. However, the deployment of security relevant
applications is not always in a trusted and controlled environment. It is rather so
that the FPGA-based implementation is exposed to an environment which is under
fully control of an attacker, who can launch physical attacks like manipulating clock,
voltage, using radiation and laser beams and so on. These attacks are very powerful
and almost all implementations suffer from these kinds of attacks. Therefore, mea-
surements to protect the implementation for physical attacks are very important and
should be carried out at run time by the FPGA platform itself.
Side-Channel Analysis
Information of cryptographic operations in embedded systems can be gathered by
side-channel analysis (SCA). Usually, the goal is to get the secret key. The different
side-channel analysis are timing analysis [23], power analysis [24], and electromag-
netic analysis [1] (see also [16, 25, 40]).
Timing analysis attacks are based on the correlation of output data timing behavior
and internal data values. Kocher [23] showed that it is possible to determine secret
keys by analyzing small variations in the execution time of cryptographic computa-
tions. Different key bit values cause different execution time, which makes a read out
and reconstruction of the key possible.
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Power analysis attacks are based on the fact that different instructions cause varia-
tions in the activities on the signal lines, which result in different power consumption.
The power consumption can be easily measured by observing the current or the volt-
age on a shunt resistor. With simple power analysis (SPA) [24], the measured power
consumption is directly interpreted to the different operations in a cryptographic al-
gorithm. Differential power analysis (DPA) [24] is an enhanced method which uses
statistical analysis, error correction and correlation techniques to extract exact infor-
mation about the secret key. Similar to power analysis techniques, information about
the key, data, or the cryptographic algorithm or implementation can be extracted by
electromagnetic radiation analysis [1].
Countermeasures to side-channel analysis can be categorized into algorithmic mea-
sures, like introduction of additional delays, shuffling of instructions, or masking of
intermediate data with random values, and layout measures, like special logic gate
styles [47, 28]. The latter approaches are clearly not applicable for reconfigurable
devices. However, special countermeasures for reconfigurable systems using FPGAs
resources also exist [14].
Fault Injection Analysis
During Fault Injection Analysis (FIA), the system is exposed to harsh environmental
conditions, like heat, vibrations, pressure, or radiation, to enforce faults which result
in an erroneous output. Comparing this output to the correct one, the analyst gains
insight into the implementation of the cryptographic algorithms as well as the secret
key. With different fault analysis (DFA) attacks, it was possible to extract the key
from a DES implementation [4] as well as public key algorithm implementations [2,
4]. The last one shows that a single bit fault can cause fatal leakage of information
which can be used to extract the key. Pellegrini and others show that using fault anal-
ysis, where the supply voltage of an processor is lowered, it is possible to reconstruct
several bits from a secret key of the RSA cryptographic algorithm [36]. For this
attack, they used the RSA implementation of the common OpenSSL cryptographic
library and a SPARC Leon3 core, implemented on a Xilinx Virtex-II Pro FPGA. The
supply voltage of the FPGA is lowered till sporadic bit errors occur on the calculation
of the signature using the FPGA’s hardcore multiplier. Furthermore, the device can
be exposed to a tightly focused laser beam [8]. Here, bit flips in registers and mem-
ory cells can be generated. Glitch attacks also belong to the class of FIA attacks.
Here, additional glitches are inserted into the clock signal to prevent the registering
of signal values on the critical path [20].
Fault injection analysis for reconfigurable devices can be categorized into general
fault injection attacks which are almost the same as in ASIC devices, and fault injec-
tion attacks on the configuration memory. Here, the configuration of different FPGA
resources can be manipulated by altering the corresponding configuration bits. How-
ever, the corresponding configuration bits must be known beforehand (see reverse
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engineering attacks). Moreover, faults can also be injected by modifying bits in an
encrypted bitfile. In this case, the faults are not focused on a specific FPGA resource.
Countermeasures are usually redundancy and scrubbing (see Chapter 4). However,
these measures are very costly in terms of resources and energy.
Reverse Engineering
Reverse engineering is the analysis of the hardware design in order to detect and
extract security elements embedded in hardware, e.g., static keys or security details
of cryptographic implementations. A potential attacker might extract details from
hardware circuits and convert it back to a netlist in order to analyze it and bringing
the extracted component into semantical context. The goal is to identify the func-
tionality of cryptographic methods which is unknown for the attacker, or to extract
static integrated key fragments. This costly process which can only partly be done
automatically, is, however, interesting for funded organizations like secret services.
The general analysis of bit positions in FPGA configurations and the transfer to a
simple netlist is shown in [35]. Techniques to identify simple modules, like adders
or multiplexers, from gate netlists are described in [49, 11]. Even if these techniques
do not describe a holistic reverse engineering approach, their potential to compro-
mise security-related implementation of cryptographic components on such FPGA
platforms is obviously a risk that should not be underestimated.
To protect FPGA-based implementations from these kinds of attacks, FPGA ven-
dors introduced the encryption of the FPGA configuration or bitfile with symmetri-
cal cryptographic approaches, like AES. The bitfile is stored in a non-volatile mem-
ory, e.g., a PROM, and transferred to the FPGA encrypted. Inside the FPGA during
the configuration, the bitfile is decrypted. However, current implementations of bit-
stream decryption have weaknesses which can be exploited by side-channel analysis
[33]. Another approach which can also be used additionally to bitstream encryption
is hardware obfuscation which can be used on RTL level [7, 9] as well on logic level
[30].
5.1.3. Approach
Analyzing the basic problem of physical attacks in details, it becomes clear that the
basic principle of cryptography (Confidentiality) cannot be transferred to the under-
lying circuit. An attacker with physical access to the device has no technical and
time limits to identify and characterize the security functions and used cryptographic
circuits. This is favored by the fact that cryptographic hardware implementations
are present as static circuits, which are usually identical over many device instances.
Thus the attacker can carry out structural investigations completely destructively and
temporally decoupled by means of several (similar) devices or combined attack tech-
niques.
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Conversely, all physical attacks on cryptographic hardware implementations are
possible because their circuit structures are static and can, thereby, be systematically
measured and manipulated. If, however, it is possible to continually change such a
hardware configuration by means of reconfigurable technology in an invariable and
dynamic manner at run time, the static attack principles of the SCA, FIA and the RE
would certainly render a physical characterization by an attacker difficult or even im-
possible. In such a restructuring of the circuit, the time points and the location of the
processing of sensitive information could be shifted during each cryptographic oper-
ation in such a way that an attacker is prevented from creating a suitable attack model
and characterizing internal processes. A first approach in this direction to replace
parts of a cryptographic implementation at run time by means of partial reconfigu-
ration is proposed in [31]. However, it is neither systematically investigated which
parts are particularly suitable for this purpose, nor did the proposed initial concept
provide sufficient dynamics and complexity to provide a significant protection.
The central goal is thus to investigate how cryptographic implementations can con-
tinuously evolve in hardware by (1) implementing local modifications of lookup ta-
bles or memory blocks or (2) by use of the partial dynamic reconfiguration during
run time. Local reconfiguration replaces configuration of special FPGA elements,
whereas partial dynamic reconfiguration enables a replacement of complete sub cir-
cuits at run time. Although the process of dynamic reconfiguration of hardware
circuits certainly requires a significant amount of resources compared to its purely
static implementation, the approach still appears extremely promising since it com-
bines countermeasures against all of the above mentioned attacks at the same time. In
particular, a large number of individual countermeasures have been combined until
now to thwart all types of physical attacks. This approach obviously also introduces
significant costs and increased run time typically resulting in an overhead of a factor
of 2-3 orders of magnitude.
Protection by Local Reconfiguration Since current FPGAs can efficiently
modify the configuration of their lookup tables and block RAMs at run time, the
protection through local reconfiguration examines how basic cryptographic functions
of symmetric and asymmetric cryptographic algorithms can be modified at run time.
Since the routing of reconfigurable circuits can only be changed to a very limited ex-
tent at run time, time-division multiplexing methods or shuffling [29] by shift register
LUTs (SRL) will be evaluated.
Protection by Partial Reconfiguration The partial reconfiguration can be used
to configure the FPGA at run time with various implementations of an identical func-
tion. These implementations could also be generated during run time. At random
time points of a cryptographic operation, individual parts of the implementation are
completely exchanged and reloaded. Compared to the local reconfiguration, the par-
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tial reconfiguration is a much more complex process. However, it offers the possibil-
ity to rearrange all parts (i.e., routing and logic elements) in a completely new way.
As a drawback, an increased reconfiguration time as well as a temporary interruption
of switching parts must be taken into account.
5.1.4. Supervised Theses
In this research area, I (co-)supervised the following theses:
• Christian Hilgers, Masterarbeit, Sicheres Laden und Authentifizieren von par-
tiellen Modulen fu¨r dynamisch rekonfigurierbare SoCs (engl. Secure Loading
and Authentication of Partial Modules for Dynamically Reconfigurable SoCs),
Hardware/Software Co-Design, FAU Erlangen-Nu¨rnberg, September 2014
• Michael Weisser, Masterarbeit, Seitenkanalangriffe auf FPGA-basierten kryp-
tographischen Algorithmen (engl. Side Channel Attacks on FPGA-based Cryp-
tographic Algorithms), Hardware/Software Co-Design, FAU Erlangen-Nu¨rn-
berg, March 2015
• Maike Monika Meier, Projektarbeit, Anaylsis of Fault Injection Attacks on
FPGA-based Cryptographic Implementations, Institute of Embedded Systems,
TU Hamburg, February 2017
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Conclusions & Future Work
This treatise summarizes my research on improving efficiency, reliability, and se-
curity of reconfigurable systems. The improvements in these important properties
pave the way for extending the application field for embedded systems in general and
also for hardware accelerators in big data applications. Our approach to use area and
energy-efficient hardware designs and turning them from pure static implementations
to dynamic adaptive systems has been successfully demonstrated. The possibility to
adapt the structure of a hardware system during run time was shown by using partial
reconfiguration of FPGAs. This feature of current FPGAs allows to build very flex-
ible and efficient systems. By combining the efficiency of hardware-based systems
with the flexibility of software-based systems, these adaptive systems open up the
way to new application fields for reconfigurable systems. The purchase of the major
FPGA vendor Altera was the biggest acquisition of Intel. This shows that the com-
bination of reconfigurable systems with high-end processors is seen as a big chance
to increase performance and efficiency not only for small embedded devices, but also
for data centers with big data applications. Energy-aware processing is utmost impor-
tant for future data center applications. The energy consumption of all IT facilities
together approached 10% of the worldwide energy generation [32] in 2013, and it will
increase further. For example, a single Google search inquiry requires around 0.3 Wh
which is the equivalent of switching on a non-environment-friendly 60 W light bulb
for 18 seconds [18]. This development forces us to investigate more in efficient data
processing approaches such as the approaches shown here in the treatise.
Furthermore, I showed in this treatise that the reliability against radiation-induced
faults and aging effects could be significantly increased by using such adaptive sys-
tems. Moreover, I presented ideas to increase also the protection against physical
attacks on embedded systems by using adaptive circuits. This will be one of my
important areas of my future research.
6.1. Future Work
The combined energy-efficient hardware acceleration of different data-intensive tasks,
like de- and encryption of stored data or data to transmit, query processing and fil-
tering as well as data analytics, e.g., with hardware machine learning techniques, in
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a general adaptive data acceleration platform for data-intensive systems would be an
interesting future research topic. Beside the envisaged accelerators, also the man-
agement of these accelerators is important. Research questions in this area that I
would like to address are: How can the available accelerators be shared for many
user requests? How can the response time for requests be lowered without introduc-
ing additional overheads? What are the best storage architectures to avoid costly data
transmissions? How can the data integrity and security of different tasks on the same
accelerator platform be ensured? To circumvent the I/O bottleneck for processor at-
tached accelerators, solid state disks (SSDs) could be directly attached to the FPGA.
This strategy exploits synergism of low power, low footprint, and high storage capac-
ity. The usage of high throughput compression and decompression modules inside
the FPGA increases the bandwidth between the storage and the FPGA further.
Furthermore, hardware acceleration for high performance computing as well as
image and media processing might also be valuable to investigate. These energy-
efficient data processing techniques are essential for the envisaged ubiquitous com-
puting platforms which especially need to deal with limited resources. Furthermore,
research on approximate computing for FPGAs is also an important research topic
which can be combined with the research on accelerators.
Moreover, asynchronous systems are also very interesting in the security area for
improving the robustness of cryptographic implementations against side-channel at-
tacks. The data-dependent timing might help to introduce jitters on data processing.
On the other hand, it could also lead to fatal information leak which could be ex-
ploited by attacks. However, by combining such asynchronous systems with dynam-
ical reconfigurable systems, introduced in this treatise, the information leak could be
masked and to the attack complexity could be enormously increased.
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